The combination of quantum Hall conductance and charge-trap memory operation was qualitatively examined using a graphene field-effect transistor. The characteristics of twoterminal quantum Hall conductance appeared clearly on the background of a huge conductance hysteresis during a gate-voltage sweep for a device using monolayer graphene as a channel, hexagonal boron-nitride flakes as a tunneling dielectric and defective silicon oxide as the charge storage node. Even though there was a giant shift of the charge neutrality point, the deviation of quantized resistance value at the state of filling factor 2 was less than 1.6% from half of the von Klitzing constant. At high Landau level indices, the behaviors of quantum conductance oscillation between the increasing and the decreasing electron densities were identical in spite of a huge memory window exceeding 100 V. Our results indicate that the two physical phenomena, two-terminal quantum Hall conductance and charge-trap memory operation, can be integrated into one device without affecting each other.
Introduction
The quantum Hall effect (QHE) is one of the most exciting phenomena in the area of graphene research because of the perfect two-dimensional crystal structure of graphene [1, 2] . It offers a new measurement method of quantum conductance (e h / ) 2 in metrology [3] and recent research regarding the combination of graphene QHE with other interesting physical properties, such as Coulomb blockade [4, 5] , superconductivity [6, 7] , and spintronics [8, 9] broadens the understanding of graphene physics from the basic properties to the potential applications. Recent achievements of ultrahigh-mobility graphene devices [10, 11] enable the exploration of intrinsic transport properties in a two-dimensional electronic system.
In real experiments, however, chemical residues such as poly(methyl methacrylate) (PMMA) could remain on the graphene surface after the electron-beam lithography process during device fabrication and strongly influence electrical conduction in graphene, which prohibits the expression of graphene's intrinsic properties [12] [13] [14] . They frequently induce unintentional doping non-uniformly over the sample and result in a shift of the charge neutrality point (CNP), where the effective carrier density is zero. Even in a nominally neutral sample, electron-hole puddles near the CNP have been identified [15] . On the one hand, systematic control of CNP was also investigated in terms of the effects of chemical doping [16] or that of different substrates [17] . Further, many different origins of conductance hysteresis with giant CNP shifts during the sweep of gate-voltage (V G ) have been examined [12, 14, 18, 19] .
Irrespective of its origin, the QHE related phenomenon in graphene was usually suppressed in samples having a CNP away from V G = 0 V, because the position of the CNP is associated with degradation of graphene's intrinsic mobility due to the contribution of significant inelastic scattering in addition to external doping [14, 16, 20, 21] . In this paper, however, we report the observation of quantum Hall transport behavior along with a large shift of the CNP (at V G > 100 V) in the specially designed structure of a graphene field-effect transistor (FET). It is well known that a two-terminal conductance quantization can occur in a graphene FET due to edge state formation in the quantum Hall regime [22, 23] . We added the function of CNP movement by the employment of defective silicon-oxide dielectrics, such as in a flash-type memory device, where the charge storage node was inserted inside dielectrics in the form of charge traps inducing channel conductance hysteresis during the gate-voltage sweep [24, 25] . Because the CNP shift of our device was driven not by contaminants but by trapped charges providing a gate-field screening, emergence of a hysteretic gate-voltage dependence did not affect quantum behavior of intrinsic graphene properties. As a result, the combination of the quantum Hall state with a charge-trap memory operation in graphene FET was achieved.
Methods
Mechanically exfoliated flakes of hexagonal boron nitride (hBN) were transferred on a bare silicon oxide/silicon substrate using the scotch tape method [26] . After a selection of a proper hBN flake that was large and flat by inspection with an optical microscope in figure 1(a) , a monolayer graphene flake, separately exfoliated on PMMA in figure 1(b) , was transferred on top of hBN using a dry-transfer technique [27] , which is presented in figure 1(c) . The removal of the PMMA residue remaining on the surface of the graphene was carried out using acetone rinsing followed by thermal annealing inside the Ar/H 2 mixture gas atmosphere for 2 h at a temperature of 300°C. Subsequently, metal electrodes consisting of Cr (5 nm) and Au (50 nm) were patterned using electronbeam lithography followed by metal evaporation and lift-off processes; this is shown in figure 1(d) . The graphene channel size was estimated to be 5 μm wide and 3.5 μm long. The number of graphene layers was identified by a comparison of relative peak intensity between the 2D-band and G-band in Raman spectroscopy given in figure 1(e) , which confirms the monolayer property. Figure 1 (f) shows a schematic picture of a monolayer graphene FET having a defective oxide layer as a gate dielectric. Two-terminal conductance measurements during the sweep of gate voltage at room temperature (300 K) without magnetic field and at a low temperature (2 K) with a high magnetic field were carried out after initial thermal annealing at 400 K for 2 h inside the cryostat (Physical Property Measurement System (PPMS), Quantum Design Inc.), for the complete removal of chemical residue on the sample.
There are two things to note in the fabrication processes. Firstly, we used a commercially available silicon oxide wafer (having a 300 nm thick oxide layer on a silicon substrate) fabricated by the so-called 'wet oxidation' method. At the process temperature around 1100°C, deionized water vapor was injected using a bubbler, which promoted very fast oxidation at the surface of the silicon wafer. Typically, it took only 26-28 min for the formation of 300 nm thick SiO 2 in the case of samples in this work. Due to the process speed of 'wet oxidation' which is five to ten times faster than that of 'dry oxidation', it generally contained a substantial amount of defect sites inside the oxide layer. Such defects are not significant at room temperature due to the large thermal fluctuation, but play an important role of charge trap sites at low temperature around 2 K. Secondly, the monolayer graphene, which served as a channel in this device, had direct contact with the hBN flake, which is widely employed as a graphene device substrate. The perfect crystalline structure of hBN, matching with that of graphene, prevents the degradation of the intrinsically high mobility of graphene. Specifically in the present case, a thin hBN layer played an additional role of tunneling dielectric between the graphene channel and the defective silicon oxide working as a chargetrap layer.
Results and discussion
The gate-voltage dependence of conductance at room temperature (300 K) is presented in figure 1(g) . The position of the conductance minimum was very close to V G = 0 V, indicating that the amount of unintentional doping was negligible in this sample. At low temperature (2 K), shown in figure 1(h), a huge hysteresis of the conductance in the sweep of gate-voltage appeared. As discussed above, this hysteretic behavior can be understood in terms of conventional chargetrap memory operation, where a defect-rich oxide layer may trap or detrap charges at different voltages depending on the gate-voltage sweep direction. In this device, interestingly, such hysteresis appeared only at low temperature. It can be understood in terms of thermal fluctuation energy and its relative magnitude compared with the associated energy barrier around trap sites. In other words, thermal fluctuation energy at room temperature is large enough to overcome the barrier of trap energy at defect sites inside the silicon oxide. As temperature decreases, thermal energy is drastically reduced so that trapped charges could not escape from the trap sites. Such charges make the gate-field screening that induces a hysteretic conductance upon the sweep of gatevoltage.
The graphs of figure 2 show the two-terminal conductance of sample S1 under magnetic fields. At a low magnetic field of 3 T, the shape of the hysteresis was qualitatively similar to the zero-field result in figure 1(d) , except for the broadening of the conductance valley near the CNP. When the magnetic field increased to 6 T, a plateau-like shape started to appear in the electron region at conductance values
where e is the elementary charge, h is Planck's constant, and the filling factor 2, 6, 10, ν = in the case of monolayer graphene. At a high magnetic field of 9 T, a plateau-like shape clearly appeared, which confirmed the establishment of the quantum Hall states corresponding to 2, 6. ν = Even though the operation window of the charge-trap memory exceeded 100 V, the same quantized conductance values of e h 2( ), 2 while electron carrier densities increase and decrease, suggest that the effective electric fields applied to the graphene channel are identical in both cases. Figure 2(b) shows the detailed results of conductance quantization at different magnetic fields. The 2 ν = state started to appear at around 5 T and it became more evident at higher magnetic fields up to 9 T. Astonishingly, the quantum conductance (e h / ) 2 value is equal to the theoretical value with an accuracy of 1.6%, even under the condition of a largely shifted CNP.
We have tested another sample, S2, which showed the combination of quantum conductance oscillation and chargetrap memory operation. At room temperature in figure 3(a) , the CNP of two-terminal conductance was observed near −3 V, implying a small amount of unintentional doping. When the temperature decreased to 2 K as seen in figure 3(b) , two conductance minima occurred due to trapped charges in the defective silicon oxide layer which was similar to the case of sample S1. The inset in figure 3(b) shows the image of the sample S2 where the width and the length of the graphene channel area is 6.5 μm and 1.0 μm, respectively. When a magnetic field was applied, however, the conductance in figure 3(c) showed an oscillatory behavior as a function of charge densities up to a magnetic field 14 T. Unlike the case of sample S1 in figure 2, sample S2 did not develop the complete quantum Hall states in the given range of temperature down to 2 K and a magnetic field up to 14 T. Instead, it presented the Shubnikov-de Haas-like oscillation with respect to the variation of Fermi energy level by the gatevoltage sweep at a fixed magnetic field. As the strength of the magnetic field decreased from 14 T to 6 T in figure 3(c) , the oscillation period with respect to the gate-voltage became shorter due to the smaller interval between adjacent Landau levels (LLs) at low magnetic fields. The optical image of sample S2 is given in the inset of figure 3(b) .
The difference between samples S1 and S2 can be understood in terms of the CNP position as well as the nominal mobility of each sample at room temperature, 4000 and 1500 cm 2 Vs −1 respectively, which were underestimated due to the charge-trap effect of the defective silicon oxide layer resulting in gate-field screening. Only the difference between the two mobility values is meaningful because both samples employed the same defective silicon oxide dielectric layer. Specifically, the stronger inelastic scattering in sample S2 prohibits the progress of the quantum state from the conductance oscillation to complete quantization.
The region of high LL index was investigated by lowering the magnetic field down to 4 T, which was still sufficient to clearly induce a conductance oscillation as shown in figure 4(a) . On the background of a huge hysteresis, the conductance oscillation survived up to the LL index N = 23 within the measured gate-voltage range V G = −180 V to +150 V, which meant that quantum states were cleanly formed at high carrier densities far from the CNP.
It is worthwhile to compare the two conductance oscillation features according to the direction of the gate voltage sweep, because the difference between the two curves is expected to come from the electric-field screening by trapped charges. Figure 4(b) shows the comparison of the oscillatory magnitude of conductance while electrons are filled in or released from traps. While the values of the conductance peaks and valleys in both cases were identical at high electron densities, there was a discrepancy at low electron densities as indicated by the dashed lines in figure 4(b) . This tendency was also reflected in the relationship between the LL index and gate-voltage as in figure 4(c) . The LL index was linearly dependent on the gate-voltage at high indices, but deviated from it at low indices. The charge traps in the oxide layer were fully filled at high electron densities corresponding to a high LL index, and their effect on the graphene channel was saturated. The oscillations of the two curves were perfectly matched, irrespective of the direction of gate voltage sweep in spite of the huge shift, as shown in figure 4(b) . At low electron densities, however, the charge traps were not fully filled and the ambipolar characteristic of graphene made the trap/detrap dynamics of the holes and electrons complicated, which induced the deviation from the features of clear quantum oscillation at high electron densities.
A detailed study into the kinetics of the trap/detrap mechanism is beyond the scope of this work [24, [28] [29] [30] , but our device can be interpreted in terms of the conventional operation of charge-trap flash memory where monolayer graphene serves as a channel material, the hBN layer as a tunnel dielectric, defective silicon oxide as a charge-trap layer, and the conductive silicon substrate as a gate electrode. All such observations support that the quantum states of the monolayer graphene FET were safely preserved even though the effective electric field was significantly altered with the help of dual role of hBN, i.e. the substrate of graphene and the tunneling dielectric layer. Additionally, in the experiments following this work, we found out that the replacement of wet-processed silicon oxide with a dry-processed one resulted in the non-hysteretic behavior even at low temperature, indicating that the hysteresis mainly originated from the property of the silicon oxide layer in this work.
Conclusion
The electrical conductance in the monolayer graphene FET device which has a defective silicon oxide dielectric showed huge hysteresis in the gate-voltage sweep at low temperature. Under high magnetic field, there was clear evidence of twoterminal quantum Hall conductance or quantum conductance oscillation, which appeared on the background of a strong charge-trap memory operation resulting in the giant shift of CNP without affecting the intrinsic high mobility of graphene. This result may open the possibility of rigorous design for the usage of quantum Hall states as a building block of quantum computing devices in the future [31, 32] . Furthermore, the study on the local modulation of filling factors in the quantum Hall state can be possible by the spatially controlled formation of charge-traps in the gate-dielectric layer, which is analogous to the case of double-gated graphene devices with independently controllable filling factors in the adjacent regions [33] [34] [35] .
